# EL5171, EL5371



#### Data Sheet

## October 30, 2006

# FN7307.6

# 250MHz Differential Twisted-Pair Drivers

The EL5171 and EL5371 are single and triple bandwidth amplifiers with an output in differential form. They are primarily targeted for applications such as driving twistedpair lines in component video applications. The input signal is single-ended and the outputs are always differential.

On the EL5171 and EL5371, two feedback inputs provide the user with the ability to set the gain of each device (stable at minimum gain of one). For a fixed gain of two, please see EL5170 and EL5370.

The output common mode level for each channel is set by the associated V<sub>RFF</sub> pin, which have a -3dB bandwidth of over 50MHz. Generally, these pins are grounded but can be tied to any voltage reference.

All outputs are short circuit protected to withstand temporary overload condition.

The EL5171 and EL5371 are specified for operation over the full -40°C to +85°C temperature range.

Ordering Information

PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #
EL5171IS	5171IS	-	8 Ld SO	MDP0027
EL5171IS-T7	5171IS	7"	8 Ld SO	MDP0027
EL5171IS-T13	5171IS	13"	8 Ld SO	MDP0027
EL5171ISZ (See Note)	5171ISZ	-	8 Ld SO (Pb-free)	MDP0027
EL5171ISZ-T7 (See Note)	5171ISZ	7"	8 Ld SO (Pb-free)	MDP0027
EL5171ISZ-T13 (See Note)	5171ISZ	13"	8 Ld SO (Pb-free)	MDP0027
EL5371IU	5371IU	-	28 Ld QSOP	MDP0040
EL5371IU-T7	5371IU	7"	28 Ld QSOP	MDP0040
EL5371IU-T13	5371IU	13"	28 Ld QSOP	MDP0040
EL5371IUZ (See Note)	5371IUZ	-	28 Ld QSOP (Pb-free)	MDP0040
EL5371IUZ-T7 (See Note)	5371IUZ	7"	28 Ld QSOP (Pb-free)	MDP0040
EL5371IUZ-T13 (See Note)	5371IUZ	13"	28 Ld QSOP (Pb-free)	MDP0040

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


# Features

- · Fully differential outputs and feedback
- Input range ±2.3V typ.
- 250MHz 3dB bandwidth
- 800V/µs slew rate
- Low distortion at 5MHz
- Single 5V or dual ±5V supplies
- · 90mA maximum output current
- Low power 8mA per channel
- Pb-free plus anneal available (RoHS compliant)

# Applications

- Twisted-pair driver
- Differential line driver
- VGA over twisted-pair
- ADSL/HDSL driver
- Single ended to differential amplification
- Transmission of analog signals in a noisy environment

#### **Pinouts**



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2004-2006, All Rights Reserved

1

All other trademarks mentioned are the property of their respective owners.

#### Absolute Maximum Ratings ( $T_A = +25^{\circ}C$ )

Supply Voltage (V <sub>S</sub> + to V <sub>S</sub> -)	
Maximum Output Current	±60mA
Storage Temperature Range	65°C to +150°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

**Electrical Specifications**  $V_{S^+} = +5V$ ,  $V_{S^-} = -5V$ ,  $T_A = 25^{\circ}C$ ,  $V_{IN} = 0V$ ,  $R_{LD} = 1k\Omega$ ,  $R_F = 0$ ,  $R_G = OPEN$ ,  $C_{LD} = 2.7pF$ , Unless Otherwise Specified

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMA	NCE		L	1		
BW	-3dB Bandwidth	A <sub>V</sub> = 1, C <sub>LD</sub> = 2.7pF		250		MHz
		A <sub>V</sub> = 2, R <sub>F</sub> = 500, C <sub>LD</sub> = 2.7pF		60		MHz
		A <sub>V</sub> = 10, R <sub>F</sub> = 500, C <sub>LD</sub> = 2.7pF		10		MHz
BW	±0.1dB Bandwidth	A <sub>V</sub> = 1, C <sub>LD</sub> = 2.7pF		50		MHz
SR	Slew Rate (EL5171)	V <sub>OUT</sub> = 3V <sub>P-P</sub> , 20% to 80%	600	800	1000	V/µs
	Slew Rate (EL5371)	V <sub>OUT</sub> = 3V <sub>P-P</sub> , 20% to 80%	540	700	1000	V/µs
T <sub>STL</sub>	Settling Time to 0.1%	V <sub>OUT</sub> = 2V <sub>P-P</sub>		10		ns
T <sub>OVR</sub>	Output Overdrive Recovery Time			20		ns
GBWP	Gain Bandwidth Product			100		MHz
V <sub>REF</sub> BW (-3dB)	V <sub>REF</sub> -3dB Bandwidth	A <sub>V</sub> =1, C <sub>LD</sub> = 2.7pF		50		MHz
V <sub>REF</sub> SR+	V <sub>REF</sub> Slew Rate - Rise	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20% to 80%		90		V/µs
V <sub>REF</sub> SR-	V <sub>REF</sub> Slew Rate - Fall	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20% to 80%		50		V/µs
V <sub>N</sub>	Input Voltage Noise	at 10kHz		26		nV/√Hz
I <sub>N</sub>	Input Current Noise	at 10kHz		2		pA/√Hz
HD2	Second Harmonic Distortion	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 5MHz		-94		dBc
		V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20MHz		-94		dBc
HD3	Third Harmonic Distortion	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 5MHz		-77		dBc
		V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20MHz		-75		dBc
dG	Differential Gain at 3.58MHz	R <sub>L</sub> = 300Ω, A <sub>V</sub> = 2		0.1		%
dθ	Differential Phase at 3.58MHz	$R_L = 300\Omega, A_V = 2$		0.5		o
es	Channel Separation	at f = 1MHz		90		dB
INPUT CHARAC	TERISTICS					
V <sub>OS</sub>	Input Referred Offset Voltage			±1.5	±25	mV
I <sub>IN</sub>	Input Bias Current (V <sub>IN</sub> +, V <sub>IN</sub> -)		-14	-6	-3	μA
I <sub>REF</sub>	Input Bias Current (V <sub>REF</sub> )		0.5	1.3	4	μA
R <sub>IN</sub>	Differential Input Resistance			300		kΩ
C <sub>IN</sub>	Differential Input Capacitance			1		pF
DMIR	Differential Mode Input Range		±2.1	±2.3	±2.5	V
CMIR+	Common Mode Positive Input Range at V <sub>IN</sub> +, V <sub>IN</sub> -	Tested only for EL5371	3.1	3.4		V
CMIR-	Common Mode Negative Input Range at VIN+, VIN-	Tested only for EL5371		-4.5	-4.2	V
V <sub>REFIN</sub> +	Positive Reference Input Voltage Range (EL5371)	V <sub>IN</sub> + = V <sub>IN</sub> - = 0V	3.5	±3.8		V


## 

PARAMETER	DESCRIPTION CONDITIONS		MIN	TYP	MAX	UNIT			
V <sub>REFIN</sub> -	Negative Reference Input Voltage Range (EL5371)	$V_{IN} + = V_{IN} - = 0V$		-3.3	-3	V			
V <sub>REFOS</sub>	Output Offset Relative to V <sub>REF</sub> (EL5371)			±60	±100	mV			
CMRR	Input Common Mode Rejection Ratio (EL5371)	$V_{IN} = \pm 2.5 V$	70	82		dB			
Gain	Gain Accuracy	V <sub>IN</sub> = 1 (EL5171)	0.981	0.996	1.011	V			
		V <sub>IN</sub> = 1 (EL5371)	0.978	0.993	1.008	V			
OUTPUT CHAR	ACTERISTICS	-							
V <sub>OUT</sub>	Output Voltage Swing	$R_L = 500\Omega$ to GND (EL5171)		±3.4		V			
		$R_L = 500\Omega$ to GND (EL5371)	±3.6	±3.9		V			
I <sub>OUT</sub> (Max)	Maximum Output Current	R <sub>L</sub> = 10Ω, V <sub>IN</sub> = ±3.24 (EL5171)	±70	±90	±120	mA			
		R <sub>L</sub> = 10Ω, V <sub>IN</sub> = ±3.24 (EL5371)	±50	±70	±90	mA			
R <sub>OUT</sub>	Output Impedance			130		mΩ			
SUPPLY					1				
V <sub>SUPPLY</sub>	Supply Operating Range	V <sub>S</sub> + to V <sub>S</sub> -	4.75		11	V			
I <sub>S(ON)</sub>	Power Supply Current - Per Channel		6.8	7.5	8.2	mA			
I <sub>S(OFF)</sub> +	Positive Power Supply Current - Disabled (EL5371)	EN pin tied to 4.8V		1.7	10	μA			
I <sub>S(OFF)</sub> -	Negative Power Supply Current - Disabled (EL5371)		-200	-120		μA			
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> from ±4.5V to ±5.5V (EL5171)	70	84		dB			
		V <sub>S</sub> from ±4.5V to ±5.5V (EL5371)	65	83		dB			
ENABLE (EL53	71 ONLY)				1				
t <sub>EN</sub>	Enable Time			215		ns			
t <sub>DS</sub>	Disable Time			0.95		μs			
VIH	EN Pin Voltage for Power-Up				V <sub>S</sub> + - 1.5	V			
V <sub>IL</sub>	EN Pin Voltage for Shut-Down		V <sub>S</sub> + - 0.5			V			
I <sub>IH-EN</sub>	EN Pin Input Current High	At V <sub>EN</sub> = 5V		122	130	μA			
I <sub>IL-EN</sub>	EN Pin Input Current Low	At V <sub>EN</sub> = 0V	-10	-8		μA			

# **Pin Descriptions**


EL5171	EL5371	PIN NAME	PIN FUNCTION
1	17, 21, 27	FBP1, 2, 3	Feedback from non-inverting output
2	2, 6, 10	INP1, 2, 3	Non-inverting inputs
3	3, 7, 11	INN1, 2, 3	Inverting inputs, note that on EL5171, this pin is also the REF pin
4	16, 20, 26	FBN1, 2, 3	Feedback from inverting output
5	15, 19, 25	OUT1B, 2B, 3B	Inverting outputs
6	24	VSP	Positive supply
7	23	VSN	Negative supply
8	18, 22, 28	OUT1, 2, 3	Non-inverting outputs
	1, 5, 9, 13	NC	No connects, grounded for best crosstalk performance
	4, 8, 12	REF1, 2, 3	Reference input, sets common-mode output voltage
	14	EN	ENABLE

**Connection Diagrams** 





EL5171, EL5371



4

FN7307.6 October 30, 2006

# Typical Performance Curves




FIGURE 1. FREQUENCY RESPONSE




FIGURE 2. FREQUENCY RESPONSE FOR VARIOUS GAIN





FIGURE 3. FREQUENCY RESPONSE vs RLD








FIGURE 4. FREQUENCY RESPONSE vs CLD




FIGURE 6. FREQUENCY RESPONSE vs RLD

# Typical Performance Curves (Continued)




FIGURE 7. FREQUENCY RESPONSE - VREF




FIGURE 8. OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 9. PSRR vs FREQUENCY




FIGURE 11. VOLTAGE AND CURRENT NOISE vs FREQUENCY




FIGURE 10. CMRR vs FREQUENCY





FIGURE 12. CHANNEL ISOLATION vs FREQUENCY

## Typical Performance Curves (Continued)








FIGURE 15. HARMONIC DISTORTION vs RLD




FIGURE 17. HARMONIC DISTORTION vs FREQUENCY

7




FIGURE 14. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE





FIGURE 16. HARMONIC DISTORTION vs R<sub>LD</sub>



#### FIGURE 18. SMALL SIGNAL TRANSIENT RESPONSE

# Typical Performance Curves (Continued)




FIGURE 19. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 21. DISABLED RESPONSE




FIGURE 20. ENABLED RESPONSE




FIGURE 22. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE





FIGURE 23. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

# Simplified Schematic



# Description of Operation and Application Information

# **Product Description**

The EL5171 and EL5371 are wide bandwidth, low power and single ended to differential output amplifiers. The EL5171 is a single channel differential amplifier. Since the I<sub>N</sub>- pin and REF pin are tired together internally, the EL5171 can be used as a single ended to differential converter. The EL5371 is a triple channel differential amplifier. The EL5371 have a separate I<sub>N</sub>- pin and REF pin for each channel. It can be used as single/differential ended to differential converter. The EL5171 and EL5371 are internally compensated for closed loop gain of +1 of greater. Connected in gain of 1 and driving a 1k $\Omega$  differential load, the EL5171 and EL5371 have a -3dB bandwidth of 250MHz. Driving a 200 $\Omega$  differential load at gain of 2, the bandwidth is about 30MHz. The EL5371 is available with a power down feature to reduce the power while the amplifier is disabled.

#### Input, Output, and Supply Voltage Range

The EL5171 and EL5371 have been designed to operate with a single supply voltage of 5V to 10V or a split supplies with its total voltage from 5V to 10V. The amplifiers have an input common mode voltage range from -4.5V to 3.4V for  $\pm$ 5V supply. The differential mode input range (DMIR) between the two inputs is from -2.3V to +2.3V. The input voltage range at the REF pin is from -3.3V to 3.8V. If the input common mode or differential mode signal is outside the above-specified ranges, it will cause the output signal distorted.

The output of the EL5171 and EL5371 can swing from -3.9V to +3.9V at  $1k\Omega$  differential load at ±5V supply. As the load resistance becomes lower, the output swing is reduced.

# Differential and Common Mode Gain Settings

For EL5171, since the I<sub>N</sub>- pin and REF pin are bounded together as the REF pin in an 8 Ld package, the signal at the REF pin is part of the common mode signal and also part of the differential mode signal. For the true balance differential outputs, the REF pin must be tired to the same bias level as the I<sub>N</sub>+ pin. For a ±5V supply, just tire the REF pin to GND if the I<sub>N</sub>+ pin is biased at 0V with a 50 $\Omega$  or 75 $\Omega$  termination resistor. For a single supply application, if the I<sub>N</sub>+ is biased to half of the rail, the REF pin should be biased to half of the rail also.

The gain setting for EL5171 is:

$$V_{ODM} = V_{IN} + \times \left(1 + \frac{R_{F1} + R_{F2}}{R_G}\right)$$
$$V_{ODM} = V_{IN} + \times \left(1 + \frac{2R_F}{R_G}\right)$$

 $V_{OCM} = V_{REF} = 0V$ 

Where:

- V<sub>REF</sub> = 0V
- R<sub>F1</sub> = R<sub>F2</sub> = R<sub>F</sub>

EL5371 has a separate  $I_{N^{\text{-}}}$  pin and REF pin. It can be used as a single/differential ended to differential converter. The voltage applied at REF pin can set the output common mode voltage and the gain is one.


The gain setting for EL5371 is:

$$V_{ODM} = (V_{IN} + -V_{IN}^{-}) \times \left(1 + \frac{R_{F1} + R_{F2}}{R_{G}}\right)$$
$$V_{ODM} = (V_{IN} + -V_{IN}^{-}) \times \left(1 + \frac{2R_{F}}{R_{G}}\right)$$

 $V_{OCM} = V_{REF}$ 

Where:

• R<sub>F1</sub> = R<sub>F2</sub> = R<sub>F</sub>





#### Choice of Feedback Resistor and Gain Bandwidth Product

For applications that require a gain of +1, no feedback resistor is required. Just short the OUT+ pin to FBP pin and OUT- pin to FBN pin. For gains greater than +1, the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore, R<sub>F</sub> has some maximum value that should not be exceeded for optimum performance. If a large value of R<sub>F</sub> must be used, a small capacitor in the few Pico farad range in parallel with R<sub>F</sub> can help to reduce the ringing and peaking at the expense of reducing the bandwidth.

The bandwidth of the EL5171 and EL5371 depends on the load and the feedback network. R<sub>F</sub> and R<sub>G</sub> appear in parallel with the load for gains other than +1. As this combination gets smaller, the bandwidth falls off. Consequently, R<sub>F</sub> also has a minimum value that should not be exceeded for optimum bandwidth performance. For gain of +1, R<sub>F</sub> = 0 is optimum. For the gains other than +1, optimum response is obtained with R<sub>F</sub> between 500 $\Omega$  to 1k $\Omega$ .

The EL5171 and EL5371 have a gain bandwidth product of 100MHz for R<sub>LD</sub> = 1k $\Omega$ . For gains  $\geq$ 5, its bandwidth can be predicted by the following equation:

 $\text{Gain}\times\text{BW}=100\text{MHz}$ 

## Driving Capacitive Loads and Cables

The EL5171 and EL5371 can drive 50pF differential capacitor in parallel with 1k $\Omega$  differential load with less than 5dB of peaking at gain of +1. If less peaking is desired in applications, a small series resistor (usually between 5 $\Omega$  to 50 $\Omega$ ) can be placed in series with each output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 1, the gain resistor R<sub>G</sub> can then be chosen to make up for any gain loss which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

# Disable/Power-Down (for EL5371 only)

The EL5371 can be disabled and placed its outputs in a high impedance state. The turn off time is about 0.95µs and the turn on time is about 215ns. When disabled, the amplifier's supply current is reduced to 1.7µA for I<sub>S</sub>+ and 120µA for I<sub>S</sub>-typically, thereby effectively eliminating the power consumption. The amplifier's power down can be controlled by standard CMOS signal levels at the ENABLE pin. The applied logic signal is relative to V<sub>S</sub>+ pin. Letting the EN pin float or applying a signal that is less than 1.5V below V<sub>S</sub>+ will enable the amplifier. The amplifier will be disabled when the signal at EN pin is above V<sub>S</sub>+ o.5V.

# **Output Drive Capability**

The EL5171 and EL5371 have internal short circuit protection. Its typical short circuit current is  $\pm$ 90mA for EL5171 and  $\pm$ 70mA for EL5371. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds  $\pm$ 60mA. This limit is set by the design of the internal metal interconnections.

#### **Power Dissipation**

With the high output drive capability of the EL5171 and EL5371. It is possible to exceed the 135°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$\mathsf{PD}_{\mathsf{MAX}} = \frac{\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{AMAX}}}{\Theta_{\mathsf{JA}}}$$

#### Where:

- T<sub>JMAX</sub> = Maximum junction temperature
- TAMAX = Maximum ambient temperature
- $\theta_{JA}$  = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

$$\label{eq:pd_pd} \textbf{PD} \; = \; i \times \left( \textbf{V}_{S} \times \textbf{I}_{SMAX} + \textbf{V}_{S} \times \frac{\Delta \textbf{V}_{O}}{\textbf{R}_{LD}} \right)$$

Where:

- V<sub>S</sub> = Total supply voltage
- I<sub>SMAX</sub> = Maximum quiescent supply current per channel
- $\Delta V_{O}$  = Maximum differential output voltage of the application
- R<sub>LD</sub> = Differential load resistance
- I<sub>LOAD</sub> = Load current
- i = Number of channels

By setting the two  $PD_{MAX}$  equations equal to each other, we can solve the output current and  $R_{LD}$  to avoid the device overheat.

# Typical Applications

# Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as sort as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V<sub>S</sub>- pin is connected to the ground plane, a single 4.7µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor from V<sub>S</sub>+ to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the V<sub>S</sub>- pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.





FIGURE 25. TWISTED PAIR CABLE RECEIVER

As the signal is transmitted through a cable, the high frequency signal will be attenuated. One way to compensate

 $R_F$ FBP V<sub>O</sub>+ I<sub>N</sub>+ RT R<sub>GC</sub> R<sub>G</sub> 75 IN-REF  $C_L$ ۷<sub>0</sub>-FBN  $\mathsf{R}_{\mathsf{F}}$ DC Gain =  $1 + \frac{2R_F}{R_G}$  $(HF)Gain = 1 + \frac{2R_F}{R_G \parallel R_{GC}}$ 


this loss is to boost the high frequency gain at the receiver side.





#### FIGURE 26. TRANSMIT EQUALIZER

NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp

# Small Outline Package Family (SO)







#### **MDP0027**

SMALL OUTLINE PACKAGE FAMILY (SO)

NOTE	TOLERANCE	SO28 (SOL-28)	SO24 (SOL-24)	SO20 (SOL-20)	SO16 (0.300") (SOL-16)	SO16 (0.150")	SO-14	SO-8	SYMBOL
-	MAX	0.104	0.104	0.104	0.104	0.068	0.068	0.068	А
-	±0.003	0.007	0.007	0.007	0.007	0.006	0.006	0.006	A1
-	±0.002	0.092	0.092	0.092	0.092	0.057	0.057	0.057	A2
-	±0.003	0.017	0.017	0.017	0.017	0.017	0.017	0.017	b
-	±0.001	0.011	0.011	0.011	0.011	0.009	0.009	0.009	С
1, 3	±0.004	0.704	0.606	0.504	0.406	0.390	0.341	0.193	D
-	±0.008	0.406	0.406	0.406	0.406	0.236	0.236	0.236	E
2, 3	±0.004	0.295	0.295	0.295	0.295	0.154	0.154	0.154	E1
-	Basic	0.050	0.050	0.050	0.050	0.050	0.050	0.050	е
-	±0.009	0.030	0.030	0.030	0.030	0.025	0.025	0.025	L
-	Basic	0.056	0.056	0.056	0.056	0.041	0.041	0.041	L1
-	Reference	0.020	0.020	0.020	0.020	0.013	0.013	0.013	h
-	Reference	28	24	20	16	16	14	8	Ν

NOTES:


1. Plastic or metal protrusions of 0.006" maximum per side are not included.


2. Plastic interlead protrusions of 0.010" maximum per side are not included.


3. Dimensions "D" and "E1" are measured at Datum Plane "H".


4. Dimensioning and tolerancing per ASME Y14.5M-1994

# Quarter Size Outline Plastic Packages Family (QSOP)









## MDP0040

QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY

SYMBOL	QSOP16	QSOP24	QSOP28	TOLERANCE	NOTES			
А	0.068	0.068	0.068	Max.	-			
A1	0.006	0.006	0.006	±0.002	-			
A2	0.056	0.056	0.056	±0.004	-			
b	0.010	0.010	0.010	±0.002	-			
С	0.008	0.008	0.008	±0.001	-			
D	0.193	0.341	0.390	±0.004	1, 3			
E	0.236	0.236	0.236	±0.008	-			
E1	0.154	0.154	0.154	±0.004	2, 3			
е	0.025	0.025	0.025	Basic	-			
L	0.025	0.025	0.025	±0.009	-			
L1	0.041	0.041	0.041	Basic	-			
Ν	16	24	28	Reference	-			

#### NOTES:

#### Rev. E 3/01

- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com